Abstract-We introduce a new ternary link including a binary-The most common implementation of this protocol is the dual-rail to-ternary encoder and a ternary-to-binary decoder in voltage-mode signaling scheme with return to zero. This consists in doubling the multiple-valued logic (MVL). This link improves the transistor count number of wires to code the information as it is described by Fig. compared to existing designs and it has no DC current path. The complete link was simulated with SPICE and a 0.13pim CMOS technology. It 2 An important disadvantage of this method is that the number of additionally shows interesting advantages on power consumption for wires is very high and it makes wire routing very difficult and also global interconnects compared to full-swing signaling binary systems (up time and power consuming. to 56.4% less energy consumption). Its low propagation delay is also an Recent researches have focused on reducing the interconnect area advantage in the design of high-speed on-chip links for asynchronous as well as the pin requirements. One idea consists in increasing the systems.-data rate on a wire by having more than two logic states: this research
I. INTRODUCTION field is called multiple-valued logic (MVL)
. This idea is also used to In modern CMOS technologies, interconnects represent a signifi-design high-speed inter-chip links using pulse-amplitude modulation cant part of the power consumption (up to 50%) [1] and of the chip (PAM) [6] . The voltage mode ternary equivalent of the dual-rail area. New constraints (such as costs or speed) on systems-on-chip encoding with return to zero is also shown on Fig. 2 . (SoC) with deep submicron technologies require having a low-power Symbols to encode and high-speed interconnect [2] . Another important part of the power ________to_encode consumption is due to the global clock needed to synchronise the Empty 0 1 system, because of its high switching activity behaviour.
Moreover, due to the decrease of the dimensions of the devices, Dual-Rail b1 Vdd scheme bl bO TO interconnection delay tends to be the bottleneck for the chip perforwith return mances, as the wire delay becomes greater than the gate delay [3] . to zero bO 0 1 0 This makes more and more difficult to globally synchronize an SoC. generally of several clock-less processing blocks and the synchroniza-00 01 10 tion is done by an handshake protocol that adds a signal to assert the (a) (b) validity of the transmitted data. Among the various protocols that can be used, we highlight the four-phase protocol as it is widely used in asyncronos comuniatios (Fg. 1. Th sener pts te daa on Fig. 2 . Binary dual-rail and ternary encoding of the same sequence of bits.
asynchronous communications (Fig. 1) . The sender puts the data on the data bus and raises the request signal (phase (0). Then the receiver The potential advantages of using MVL to design asynchronous detects the presence of the data because of the request signal state, links are the area reduction and low power consumption. In fact, we so it can process them. Once he has finished the processing, it raises . . . . . t the acknowledge signal (phase (i) that tells the sender to transmit onyedoewiensadftobcueinul-iligln,oe combination of the two bits is not used. In the same way, the area invalid (or empty) data on the bus by asserting the request signal to "0" (phase (0). The final phase of the protocol is the assertion of the reductiona acknowledge signal to "0" once the receiver has sample a "0" on the cnsumptin. request signal (phase Q).~~~~This paper introduces a low-power and high-speed ternary link using new converters architecture. It 
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in section V and finally, section VI concludes this paper.
II. RELATED WORKS ON TERNARY LOGIC Fig. 1 . Illustration of the four-phase handshake protocol. The solutions which can be found in the literature for converting two binary signals into a ternary one are composed of two parts: a This protocol is not transition efficient because of the return to binary-to-ternary encoder and a ternary-to-binary decoder. A basic zero, but this fact enables the control logic to be very simple [5] . description of the link is shown in Fig. 3 . One of the most recent link is the one introduced in [7] . The authors IV. DESCRIPTION OF THE CIRCUITS present two encoders and one decoder that need two power supplies This section introduces the schemes and the behavior of the for the different voltage levels. The first encoder needs 9 transistors encoder and of the decoder. and some of them are wide and must be sized tightly. The second encoder needs 20 transistors but it is faster than the previous one. The A. Encoder decoder is designed as a bank of comparators and needs 12 transistors.
The encoder is dedicated to the conversion of two bits into a Even if these schemes have no DC current paths in the stable state, ternary-valued signal. It uses two power supplies as it is shown in they produce big current peaks when they make a transition because Fig. 4 This encoder needs only 7 standard transistors (5 for the encoder thresholds are set by the fabrication process. This technology is itself and 2 for inverting the bl input). We use the coding presented used successfully in [9] where the authors design ternary cells using in Fig. 2b where 0, 1 and 2 are considered to be the three logic levels the following methodology. The optimum voltage thresholds are of the ternary link (respectively given by Vs = 0, V1 and Vdd on determined by equations 1 and 2 for PMOS and NMOS respectively. Fig. 4 ). In the framework of this paper, VI is set to Vdd/2.
This design enables us to have just one opened branch at a time and The decoder that we propose is composed of 6 transistors (4 custom 1.2V in 0.13,um and LSV is therefore set to 0.6V. As an example, transistors from Table I and a standard inverter) and it has a very small if Vi is set to 1.2V and Vo to OV, the corresponding switch is area. As we can see in Fig. 6 , the comparators are composed of two designed according to equation 2 using a NMOS transistor with a modified inverters whose inputs are the ternary signal.
modified threshold of VTH = 0.78V (corresponding to transistor
The power supply of the decoder is the power supply of the circuit N+ of Table I ).
(i.e. Vdd). The TO ternary signal drives the bank of inverters. Due
It is interesting to notice that, due to variations inherent to the to the modified thresholds, the inverters permit to isolate each of the fabrication process, these thresholds can vary in some limits without three levels and hence to have well-formed binary signals at their deteriorating the system functionality. It only impacts the noise outputs. margin by shifting the switching thresholds of the comparators. We
The first inverter determines the 61 signal from the ternary signal can also notice that the switching thresholds of the inverters can be after an inversion and the second one determines the 60 signal Wion and (mm) 8 9 10
V. PERFORMANCES
We have simulated the entire link with SPICE using UMC 0.13,um Fig. 9 . Energy Consumption (pJ) as a function of the interconnect wire CMOS technologies. The encoder and the decoder are linked by a length (mm) for the 0.13,um technology.
wire modeled using the wb3 model. All transistors are designed with common W of 12A for the PMOS and 6A for the NMOS. We can
The energy consumption of the modified ternary link is not shown expect an improvement of our link by optimizing these dimensions. on that figure because it is very closed to the one of the original
The link was modeled using UMC rules for a metal-2 layer with a link. This figure shows that the proposed ternary link consumes less power supply voltage of 1 .2V. The extreme voltage levels were set energy than the equivalent dual-rail binary one. We define the propagation delay as the delay between the time the The worst case propagation delay for the original encoder is about input reaches 50% of its transition and the time the output reaches 724ps for a 1 -mm wire. Using the modified encoder improves the 50% of its transition, even for a transition in the ternary case. The propagation delay to 539ps (which represents a decrease of 25%).
With a 5 -mm wire, the propagation delays increase to 2.27ns and rise (or respectively fall) time is defined as the time needed for a 1i'h-6 respctiely The modiie encder permisae rdcin signl t inreas frm 1% to90%(ordecrasefro 90%to 0%)
1.6ns respectively. The modified encoder permits a delay reduction signal to increase from 10% to 90% (or decrease from 90% to 10%) if 29.5%.
of its maximal value. VI. CONCLUSION 1) The decoder: The propagation delay and the rise and fall times A new ternary link designed for asynchronous systems is presented of the decoder are given in Table II . We can see that the worst case in this paper. This approach can decrease the number of wires delays are 118ps for the propagation delay and 124ps for the rise/fall compared to traditional techniques and can permit to save silicon area time. The very simple inverter-based structure of the decoder enables because it divides by two the number of required wires. It can also be it to be very fast. used to increase the inter-wire distance, and thus to reduce cross-talk noise. 
